MAR 1 5 1006

MA

PTO/SB/33 (07-05)
Approved for use through xx/xx/200x. OMB 0651-00xx
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PRE-APPEAL BRIEF REQUEST FOR REVIEW		Docket Number (Optional)	
		YOR920030406US1 (8728-649)	
I hereby certify that this correspondence is being deposited with the	Application N	umber	Filed
United States Postal Service with sufficient postage as first class mail in an envelope addressed to "Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450" [37 CFR 1.8(a)]	10/733,210		December 10, 2003
onMarch 13, 2006	First Named Inventor		
Signature	Robert John Allen		
	Art Unit		Examiner
Typed or printed Nathaniel T. Wallace	2825		Dinh, Paul
This request is being filed with a notice of appeal. The review is requested for the reason(s) stated on the attached sheet(s). Note: No more than five (5) pages may be provided.			
I am the			
applicant/inventor.	Signature		
assignee of record of the entire interest. See 37 CFR 3.71. Statement under 37 CFR 3.73(b) is enclosed.		Nathaniel T. Wallace	
(Form PTO/SB/96)	Typed or printed name		
attorney or agent of record. 48,909 Registration number		516	6-692-8888
	-	Tele	phone number
attorney or agent acting under 37 CFR 1.34.		Mar	ch13, 2006
Registration number if acting under 37 CFR 1.34	_	-	Date .
NOTE: Signatures of all the inventors or assignees of record of the entire interest or their representative(s) are required. Submit multiple forms if more than one signature is required, see below*.			

This collection of information is required by 35 U.S.C. 132. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11, 1.14 and 41.6. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



APPLICANTS:

Allen et al.

DOCKET: YOR920030406US1 (8728-649)

SERIAL NO:

10/733,210

GROUP ART UNIT: 2825

FILED:

December 10, 2003

EXAMINER: Dinh, Paul

FOR:

FRAMEWORK FOR HIERARCHICAL VLSI DESIGN

Mail Stop AF

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

PRE-APPEAL BRIEF REQUEST FOR REVIEW

Examiner:

In response to the Advisory Action dated February 2, 2006, Applicant requests review of the final rejection in the above-identified application. No amendments are being filed with this request. This request is being filed with a Notice of Appeal and a Pre-Appeal Brief Request For Review Form (PTO/SB/33).

CERTIFICATE OF MAILING UNDER 37 C.F.R. §1.8(a)

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail, postpaid in an envelope, addressed to the: Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on March 13, 2006.

Dated: 12, 2006

Melithza Rodziguez

REMARKS

Please consider the following reasons for this Pre-Appeal Brief Request For Review.

Claims 1-12 and 16-30 are pending and stand rejected in the above-referenced application. Reconsideration of the rejection is respectfully requested in view of the remarks.

Claims 1, 16, and 28 are the pending independent claims. Only objections and rejections pertinent to Claims 1, 16, and 28 are addressed here.

Claims 1, 16, and 28 have been objected, wherein the Examiner suggested that the phrase "outputting a transformed hierarchical VLSI design" is not clearly described in the specification.

Respectfully, outputting a transformed hierarchical VLSI design is described at, among other places, page 6, lines 3-6, and page 45 lines 18-20. Further, an illustrative example is given at page 7, line 20 to page 8, lines 3, for example, "the isomorphism of the processed hierarchical graph is performed 309 and the processed hierarchical graph is stored in a corresponding database." Given the foregoing exemplary portions of the disclosure, Claims 1, 16, and 28 are believed to have clear support in the description so that the meaning of the terms in the claims may be ascertainable by reference to the description as required under 37 C.F.R. 1.75.

Reconsideration of the objection is respectfully requested.

Claim 28 has been objected to wherein the Examiner suggested that the phrase "a more operation, a split operation or a merge operation" is an incomplete claim structure as the object of the operations is not claimed.

Claim 28 claims, *inter alia*, "representing a structure of the hierarchical very large scale integrated design as a graph comprising design objects; specifying a transformation behavior

applied to the design objects; processing the graph top-down beginning with a root cell of the graph to perform the transformation behavior on the hierarchical very large scale integrated design, wherein the transformation behavior resolves a boundary condition of the hierarchical very large scale integrated design by performing a move operation, a split operation or a merge operation to adjust the structure of the hierarchical very large scale integrated design."

It is clear from Claim 28 that a structure of the hierarchical very large scale integrated design is represented as a graph comprising design objects, and that the graph is processed by performing a move operation, a split operation or a merge operation. Thus, the move, split and merge operations are performed on the graph representing the hierarchical very large scale integrated design. The Examiner's reconsideration of the objection is respectfully requested.

Claims 1-12 and 16-30 have been rejected under 35 U.S.C. 102(b) as being anticipated by Russell et al. (U.S. Patent No. 5,519,628). The Examiner stated essentially that Russell teaches all the limitations of Claims 1-12 and 16-30.

Claims 1 and 16 claim, *inter alia*, "specifying a transformation behavior applied to the design objects; processing, top-down, the graph to perform the transformation behavior on the hierarchical very large scale integrated design; and outputting a transformed hierarchical very large scale integrated design." Claim 28 claims, *inter alia*, "specifying a transformation behavior applied to the design objects; processing the graph top-down beginning with a root cell of the graph to perform the transformation behavior on the hierarchical very large scale integrated design, wherein the transformation behavior resolves a boundary condition of the hierarchical very large scale integrated design by performing a move operation, a split operation or a merge operation to adjust the structure of the hierarchical very large scale integrated design; and outputting a transformed hierarchical very large scale integrated design."

Russell teaches methods for VLSI circuit design checking (see col. 6, liens 26-37). Russell does not teach, "processing, top-down, the graph to perform the transformation behavior on the hierarchical very large scale integrated design" as claimed in Claims 1 and 16 and essentially as claimed in Claim 28. Russell teaches a top-down search in building a list of shape instances (LISA) (see col. 22, lines 14-28). Russel's top-down search for shape instances does not perform a transformation behavior, essentially as claimed in Claims 1, 16, and 28; the building of a LISA has no effect on the subject hierarchical very large scale integrated design and is a process for merely determining information from the hierarchical very large scale integrated design. Further, according to Russell, processing (building of the LISA) occurs in a bottom-up method. For example, see Figures 55 and 56 wherein after a search has been performed at 5502, a graph is modified, e.g., deleting a subgraph, by traversing an ancestor path 5628 (see col. 31 lines 39-41 and col. 32 lines 4-8). Traversing the ancestor path is a bottom-up processing beginning with leaf nodes. Russell does not teach, "processing, top-down, the graph to perform the transformation behavior on the hierarchical very large scale integrated design" as claimed in Claims 1 and 16 and essentially as claimed in Claim 28. Therefore, Russell fails to teach all the limitations of Claims 1, 16, and 28.

In view of the above, Applicant's believe there is clear error in the rejection of Claims 1, 16, and 28 in view of Russell. Therefore, reconsideration of the rejection is respectfully requested.

For the forgoing reasons, the present application, including Claims 1-12 and 16-30, is believed to be in condition for allowance. Early and favorable action is respectfully urged.

Respectfully submitted,

By:

Nathaniel T. Wallace Reg. No. 48,909

Attorney for Applicant(s)

Mailing Address: F. CHAU & ASSOCIATES, LLC 130 Woodbury Road Woodbury, New York 11797

TEL: (516) 692-8888 FAX: (516) 692-8889